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Motivation
IDirectory based cache coherency protocols have drawbacks:
IThey introduce a high communication overhead.
I Induced latency limits the scalability of the system.
IDirectories may occupy up to 20% of the total memory.
I Low power efficiency.
IHigh design and implementation complexity. State machines have
a multitude of transitional states.
IWe argue that parallelism should be expressed using a task based model.
We also claim this will simplify the cache coherency protocol.
Contributions
IWe design a scalable high performance multicore platform on FPGA.
IWe outline the runtime environment needed to support task models.
IWe only do cache coherency operations at task boundaries to simplify the
cache coherency protocol.
Architecture
IProcessor Core
ITinuso processor core optimized for a high throughput on FPGA.
I 8-stage single issue, in-order pipeline, support of predicated
instructions.
I Support both hard- and soft float operations.
IFull GCC based tool suite: GCC, Binutils tools, and NewlibC library
INetwork Interconnect
IGeneric 2D mesh on-chip network optimized for FPGA
implementation.
IPacket switched, deadlock free XY-routing scheme.
I 1 cycle latency per network hop.
IPeak switching data rate of 9.6 Gbits/s per link.
I Simulation Environment
IPlatform independent behavior level VHDL.
IFull system simulator with the GHDL open source VHDL compiler.
I Simulator runs ELF executables.
I Simulation speed: 1 kHz for single core / 10 Hz for a 64 core
system.
IAllows for monitoring and plot network traffic and CPUutilization.
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Task semantics:
IC extensions to spawn and synchronize tasks.
IUse ”spawn” keyword to create a number of parallel tasks.
IEach core has its own queue of tasks.
I Spawned tasks are put on the top of the spawning core’s task queue.
I Idle cores steal work form the bottom of the task queues of other cores.
IUse ”sync” keyword to wait for parallel tasks to finish.
INested tasks are possible.
Memory Consistency Model:
IOnly task stealing leads to coherency actions.
IBetween parallel tasks, memory is not kept coherent.
I In a set of parallel tasks, there can only be either a single reader and
writer of a memory location or multiple readers. It is up to the
programmer to assure this.
I If and only if a stolen task finishes, memory coherency actions takes place.
I Sync operations only complete once memory coherency actions have
finished.
IHardware support for synchronization primitives to avoid spin-locks.
Implementation:
I Support of ”load-linked” and ”store conditional” operations to steal tasks
and to synchronize.
Conclusions
IWe design and implement a scalable high performance multicore platform
on FPGA.
IWe outline the runtime environment for tasks:
I global shared address space
I cache coherency operations are only done at task boundaries to
simplify the cache coherency protocol
IWe envision hardware support for synchronization primitives to avoid
spin-locks.
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